Abstract-The Z-source inverter is a relatively recent converter topology that exhibits both voltage-buck and voltage-boost capability. The Z-source concept can be applied to all dc-to-ac, acto-dc, ac-to-ac, and dc-to-dc power conversion whether two-level or multilevel. However, multilevel converters offer many benefits for higher power applications. Previous publications have shown the control of a Z-source neutral point clamped inverter using the carrier-based modulation technique. This paper presents the control of a Z-source neutral point clamped inverter using the space vector modulation technique. This gives a number of benefits, both in terms of implementation and harmonic performance. The adopted approach enables the operation of the Z-source arrangement to be optimized and implemented digitally without introducing any extra commutations. The proposed techniques are demonstrated both in simulation and through experimental results from a prototype converter.
I. INTRODUCTION
M ANY industrial applications require higher power converters (inverters) which are now almost exclusively implemented using one of the multilevel types. Multilevel converters offer many benefits for higher power applications which include an ability to synthesize voltage waveforms with lower harmonic content than two-level converters and operation at higher dc voltages using series connection of a basic switching cell of one type or another [1] - [4] .
Even though many different multilevel topologies have been proposed, the three most common topologies are the cascaded inverter [5] - [7] , the diode clamped inverter [8] - [12] , and the capacitor clamped inverter [13] - [15] . Among the three, the threelevel diode clamped [also known as the neutral point clamped (NPC)] inverter has become an established topology in medium voltage drives and is arguably the most popular [16] - [19] certainly for three-level circuits. However, the NPC inverter is constrained by its inability to produce an output line-to-line volt- age greater than the dc source voltage. For applications where the dc source is not always constant, such as a fuel cell [20] , [21] , photovoltaic array [22] , and during voltage sags, etc., a dc/dc boost converter is often needed to boost the dc voltage to meet the required output voltage or to allow the nominal operating point to be favorably located [23] , [24] . This increases the system complexity and is desirable to eliminate if possible. The Z-source inverter [25] topology was proposed to overcome the above limitations in traditional inverters. The Z-source concept can be applied to all dc-to-ac [26] , ac-to-dc [27] , ac-toac [28] - [31] , and dc-to-dc [32] , [33] power conversion whether two-level or multilevel. The Z-source concept was extended to the NPC inverter in [34] , where two additional Z-source networks were connected between two isolated dc sources and a traditional NPC inverter. In spite of its effectiveness in achieving voltage buck-boost conversion, the Z-source NPC inverter proposed in [34] is expensive because it uses two Z-source networks, two isolated dc sources, and requires a complex modulator for balancing the boosting of each Z-source network. To overcome the cost and modulator complexity issues, the design and control of an NPC inverter using a single Z-source network was presented in [35] . The operational analysis and optimal control of the reduced element count (REC) Z-source NPC inverter was subsequently described in [36] .
The REC Z-source NPC inverter is expected to find applications in grid connected distributed generation (DG) systems based on renewable energy sources such as photovoltaic systems, wind turbines, and fuel cell stacks [37] . Two DG systems can be connected to the grid with only one REC Z-source NPC inverter, thus reducing the volume and cost while increasing efficiency and facilitating control. The power quality of current injected to the grid is improved because of the three-level structure. It can also find use in adjustable speed drive systems in applications such as conveyor belts, fans, and water pumps [38] .
In [36] , the modulation of the REC Z-source NPC inverter was described using the carrier-based approach. However, the space vector modulation (SVM) approach offers better harmonic performance [11] (compared with carrier-based pulsewidth modulation (PWM) strategy without zero-sequence voltage injection) and can more conveniently handle overall switching patterns and constraints [39] , [40] , and it is simple to implement using a DSP [41] . The contribution of this paper is, therefore, the development of a modified SVM algorithm for controlling the REC Z-source NPC inverter. The theoretical development is discussed in detail, and simulations as well as experimental results are used to verify the operation of the circuit and proposed SVM-based modulation. 
II. REVIEW OF Z-SOURCE CONCEPT
The topology of a two-level Z-source inverter is shown in Fig. 1 . The only difference between the Z-source inverter and a traditional voltage source inverter (VSI) is the presence of a Z-source network comprising a split-inductor (L 1 and L 2 ) and two capacitors (C 1 and C 2 ). The unique feature of the two-level Z-source inverter is that the output ac voltage fundamental can be controlled to be any value between zero and (theoretically) infinity regardless of the dc source voltage. Thus, the Z-source inverter is a buck-boost inverter that has a very wide range of obtainable output voltage. Traditional VSIs cannot provide such features.
In Fig. 1 , the two-level Z-source inverter bridge has 15 permissible switching states unlike the traditional two-level VSI that has 8. The traditional three-phase VSI has six active states when the dc voltage is impressed across the load and two zero states when the load terminals are shorted through either the lower or upper three devices, respectively. However, the two-level Zsource inverter bridge has seven extra zero states (termed shootthrough states) when the load terminals are shorted through both upper and lower devices of any one phase leg (i.e., both devices are gated ON), any two phase legs, or all three phase legs. These shoot-through states are forbidden in a traditional VSI for obvious reasons. The Z-source network makes the shoot-through zero states possible and provides the means by which boosting operation can be obtained. Critically, any of the shoot-through states can be substituted for normal zero states without affecting the PWM pattern seen by the load.
Therefore, for a fixed switching cycle, insertion of shootthrough states within the zero intervals with the active state intervals maintained constant will not alter the normalized voltsecond average per switching cycle seen by the ac load. Instead, with the shoot-through states inserted, the effective inverter dc link voltage V i can be stepped up as given in (1) [25] , [42] . Consequently, taking also the PWM modulation index M into account, the phase ac output voltage V x (x {a, b, c}) can be expressed by (2) 
where T ST and T are the shoot-through interval and switching period, respectively, B is the boost factor and the term in parenthesis represents the phase ac output voltage of a traditional VSI. Equations (1) and (2) show that the ac output voltage of a Z-source inverter can be regulated from zero to the normal maximum by altering M and maintaining B = 1, or can be boosted above that obtainable with a traditional VSI by choosing B > 1. A similar analysis can be carried out for the current-type Z-source inverter [43] . However, since the focus of this paper is that of the voltage-type Z-source inverter, the analysis for the current-type Z-source inverter would not be discussed further due to space limitation.
III. TOPOLOGY OF REC Z-SOURCE NPC INVERTER

A. Extension of The Z-Source Concept to the NPC Inverter
To describe the operating principle of the REC Z-source NPC inverter shown in Fig. 2 , we concentrate initially on the operation of one phase leg. The operation of each inverter phase leg of a traditional NPC inverter can be represented by three switching states P, O, and N. Switching state "P" denotes that the upper two switches in a phase leg are gated ON, "N" indicates that the lower two switches conduct, and "O" signifies that the inner two switches are gated ON.
However, each phase leg of the Z-source NPC inverter has three extra switching states which resemble the "O" state of the traditional NPC inverter. These extra switching states occur when all the four switches in any phase leg are gated ON [full-shoot-through (FST)], or the three upper switches in any phase leg are gated ON [upper-shoot-through (UST)] or the three bottom switches in any phase leg are gated ON [lowershoot-through (LST)]. These shoot-through states are forbidden in the traditional NPC inverter because they would cause a short circuit of the dc-side capacitors. Again, the Z-source network makes these shoot-through states permissible and provides the means for boost operation. 
B. Circuit Analysis
Among the three-level Z-source power converter topologies reported to date, the Z-source NPC inverter implemented using a single LC impedance network (see Fig. 2 ) is considered to be an optimized topology in terms of component count [44] , [45] . Referring to Fig. 2 , the REC Z-source NPC inverter is supplied with a split dc source. The middle point O is taken as a reference. By controlling the switches of each phase leg according to the combinations presented in Table I , each output phase voltage V xo (x {a, b, c}) has three possibilities: V i /2, 0, and
When the REC Z-source NPC inverter is operated without any shoot-through states, then V i is equivalent to 2E. As noted earlier, with this kind of operation, the maximum obtainable output line-to-line voltage cannot exceed the available dc source voltage (2E). Therefore, to obtain an output line-to-line voltage greater than 2E, shoot-through states are carefully inserted into selected phase legs to boost the input voltage to V i > 2E before it is inverted by the NPC circuitry. Thus, the REC Z-source inverter can boost and buck the output line-to-line voltage with a single-stage structure.
In [36] , two new switching states namely the UST and LST states were identified, in addition to the FST state and the nonshoot-through (NST) states (P, O, and N) that had been reported earlier in [35] . Although operation using the FST and NST states is possible (termed the FST operating mode), it is generally preferable to use the UST and LST states in place of the FST states (termed the ULST operating mode). The ULST operating mode is preferred because it produces an output voltage with enhanced waveform quality.
The simplest FST operating mode requires all four switches in a phase leg (see Table I ) to be turned ON. This is not a minimal loss approach since, for example, switching phase A from +E through FST to 0 V would require switches {Qa1, Qa2, Qa'1, Qa'2} changing from {ON, ON, OFF, OFF} through {ON, ON, ON, ON} to {OFF, ON, ON, OFF}. An alternative FST operating mode which gives minimal loss uses two phase legs to create the shoot-through path. This requires, for example, synchronization of the turn ON instants of switches Qa1 from phase A and Qc'2 from phase C at the start of an FST state. Doing so creates a time interval during which switches {Qa1, Qa2, Qa'1} from phase A and {Qc2, Qc'1, Qc'2} from phase C are gated ON simultaneously to create a shoot-through path [35] .
However, the output line-to-line voltage obtained using the minimal loss FST approach has higher harmonic distortion (compared to the ULST approach) in its output voltage waveform because the voltage levels produced do not have adjacent level switching [35] . Therefore, in this paper, the ULST operating mode is used for controlling the REC Z-source NPC inverter. Fig. 3(a) shows the simplified equivalent circuit for the NST state, while Fig. 3(b) and (c) shows the UST and LST states. Note that there are multiple ways of creating the UST and LST states using different phases. The choice between these is discussed later. Assuming that the Z-source network is symmet- NST
Similarly, the voltage expressions for the UST and LST states are as follows:
UST
We denote the duration of the NST, UST, and LST states by T N , T U , and T L , respectively, and the switching period by T . Also, we assume that T U and T L are equal (this is necessary to ensure symmetrical operation) and denote the total combined UST and LST duration by T ULST . At steady state, the average voltage across the inductors is zero; therefore, averaging the inductor voltage over one switching period, we have
Solving for V C using (10) and (11), we have
Substituting (12) into (5), we have the dc-link voltage V i during the NST state as
Similarly, when (12) is substituted into (7) and (9) and noting that V i = V P − V N , we have the dc-link voltage during the UST and LST states as
It is noted from (13) and (14) that the higher dc-link voltage is present during the NST states and it is twice the dc-link voltage available during the UST and LST states, as required. The 
where B ≥ 1 is the boost factor [44] and all the other symbols have their usual meaning.
IV. MODIFIED SVM OF THE REC Z-SOURCE NPC INVERTER
A. Duty Cycle Calculation
The space vector diagram of a traditional NPC inverter for sector 1 is shown in Fig. 4 . The reference vector V ref can be expressed as
Generally, in SVM, the reference vector V ref is synthesized with three nearest space vectors, which are selected based on the triangle in which the reference vector is located at the sampling instant. If the reference vector is located in triangle 3, the nearest three vectors are V 1 , V 7 , and V 13 , respectively. Let the duty ratios of these vectors be denoted by d 1 , d 2 , and d 3 , respectively. The modulation law with a sequence of the nearest three vectors based on the volt-second product is then as follows:
The voltage vectors V 1 , V 7 , V 13 , and V ref in Fig. 4 can be expressed as
Substituting (19) into (18), the duty ratios of the nearest three voltage vectors are given by (20) , where M is the modulation index and 0 ≤ θ ≤ π/3
A similar procedure is used for calculating the duty ratios of the selected voltage vectors in all the other triangles. To complete the modulation process, the selected voltage vectors are applied to the output according to a switching sequence. Ideally, a switching sequence is formed in such a way that a highquality output waveform is obtained with minimum number of switching transitions [46] .
B. Switching Sequence and Insertion of Shoot-Through States
To achieve the minimal number of switches changing between two adjacent states, a seven-segment switching sequence is adopted in SVM. If the reference vector stays in triangle 3 (see Fig. 4) , and using the decomposition method, where the Table II [46] . In a traditional three-level NPC inverter, only switching transitions between the "P" state and the "O" state or the "N" state and the "O" state are permitted. Switching directly between the "P" state and the "N" state is not allowed because it results in all four switches changing state, which results in nonequal dynamic voltage and double the switching loss. In order to introduce shoot-through states, it is necessary to determine where the UST and LST states can be inserted, and on which phase, in order that the normalized volt-second area applied to the load is unchanged from the standard NPC case discussed above. In addition, it is desirable to ensure that no extra commutations are introduced. Theoretically, a shoot-through state can be introduced on any phase which is switched to the zero level (O) without affecting that phase voltage. However, the effect on the line-to-line voltages must also be taken into account. Note that when any phase has UST applied, the positive rail (P) is at the same potential as the dc mid-point (O). Similarly, during LST, the negative rail (N) is at the same potential as the dc mid-point (O). Consequently, it is only possible to use the UST state on a given phase when it is connected to O and the other two phases are connected either to O or N in order to get the correct line-to-line voltages. Similarly, an LST state can only be used when the other two phases are O or P. Therefore, the permissible shoot-through states are as shown in Table III where "U" and "L" represent UST and LST states in a phase leg, respectively.
Taking the above into account, the objective is to deploy the UST/LST states for voltage boosting in an optimal way that does not increase the number of commutations. A modified PWM sequence which achieves this can be derived as discussed below. Fig. 5(a) shows the seven-segment PWM switching sequences for modulating a traditional NPC inverter and an REC Z-source Comparing the sequences shown in Fig. 5(a) , it is observed that the only difference between them is the insertion of a UST state in phase A to the left of the E-active state {PNN} and the insertion of an LST state in phase C to the right of the E-active state {PON}, respectively, within half switching period, T/2. Insertion of shoot-through states at these instants will not result in additional switching since, for example, the transition from {ONN} to {PNN} can be achieved by switching devices {Q a1 , Q a2 , Q a 1 , Q a 2 } from {OFF, ON, ON, OFF} through {ON, ON, ON, OFF} to {ON, ON, OFF, OFF} [47] . The process is reversed in the remaining half switching period. The phase A voltage during the UST state is the same as that of the "O" state because during the UST state, the voltage E is dropped across inductor L 1 and the voltage seen by phase leg A is 0 V [see Fig. 3(b) ]. Hence, the {UNN} and {ONN} states can supplement each other for voltage boosting without modifying the line-to-line volt-second average (normalized by taking the boost factor into account).
Applying the same analysis and moving on to the second transition ({PNN} to {PON}), where phase B switches from the "N" state to the "O" state, no shoot-through state is inserted (note that it is not possible to introduce UST or LST for the {PON} state for the reasons discussed earlier). Moving forward again to the third transition ({PON} to {POO}) where phase C switches from the "N" state to the "O" state, an LST state is inserted since the switching of devices {Q c1 , Q c2 , Q c 1 , Q c 2 } from {OFF, OFF, ON, ON} through {OFF, ON, ON, ON} to {OFF, ON, ON, OFF} will not affect phases A and B, which remain clamped to points P and O. The phase C voltage during the LST state is equal to that of the "O" state since the voltage E is dropped across inductor L 2 and the voltage seen by phase C is 0 V [see Fig. 3(c) ]. This means that the {POL} and {POO} states can supplement each other for voltage boosting without modifying the produced volt-second average (normalized by taking the boost factor into account). When the previous methodology is applied to another distinct triangle, triangle 2a, a similar state sequence is derived and shown in Fig. 5(b) . It is noted that although it is possible to insert a UST state at the ({OON} to {PON}) transition, no shoot-though state is inserted at this transition since doing so will result in an inferior output voltage. From the above, it is noted that in all triangles, the UST (or LST) states are inserted at the "E-Null" to "E-Active" state transitions with no shootthrough states inserted at the "E-Active" to "E-Active" state transitions.
It is also noted that the shoot-through states do not affect the PWM control of the inverter, because they equivalently produce the same zero voltage at the load terminals. Another feature noted with the ULST modulation scheme is that the UST and LST states are introduced for only half of the total shoot-through duration of T ULST , unlike the FST modulation scheme, where the Z-source network is shorted for the full shoot-through duration. Therefore, to produce the same boost factor for the ULST and FST schemes, we need to set T ULST /T = 2T FST /T , where T FST is the FST duration. The available shoot-through period is limited by the E-null period that is determined by the modulation index according to (21) for the simple boost control method [34] , [44] 
Table IV gives a summary of the above discussions when the reference vector is in the various triangles of sector 1. A similar situation happens in sectors 2-6. However, it should be noted that in triangle 1, no shoot-through states are inserted because this corresponds to a low modulation index which causes the inverter to degenerate into three-level line-to-line voltage switching with no additional voltage boost produced [34] .
V. SIMULATION AND EXPERIMENTAL RESULTS
To verify the proposed approach, simulations were first performed in SABER before the proposed SVM-based modulation algorithm was validated experimentally using an REC Z-source NPC inverter prototype. The hardware Z-source network was implemented using 6.3-mH inductors and 2200-μF capacitors, and powered by a 120-V split dc supply. The dc-link output of the Z-source network was connected to an existing NPC inverter to generate the expected five-level output line-to-line voltage waveform. The Z-source converter was controlled using a Texas Instrument TI6713 DSK and an Actel ProAsic 3 based field-programmable gate array board designed by the University of Nottingham. A switching frequency of 5 kHz was used for this study. 
A. Simulation Results
In the SABER simulation platform, a standalone RL load comprising a three-phase 57.6-Ω resistor bank and a three-phase 35.5-mH inductor bank was used to verify the theoretical findings. To demonstrate the boosting ability of the REC Z-source NPC inverter, first, a modulation index, M of 0.825 and a shootthrough ratio, T ULST /T of 0 were used for the nonboost case. Fig. 6 shows the spectrum of the output line-to-line voltage, the output line-to-line voltage, line currents, Z-source capacitor voltage, and the dc-link voltage seen at the input of the NPC circuitry. The inverter dc-link voltage is obviously not boosted and the peak value of the output line-to-line voltage is maintained at almost 120 V by the dc source. The spectrum of the output lineto-line voltage shows a peak fundamental component of 98 V, corresponding to a phase voltage of 57 V which is the expected value according to (16) . High-quality sinusoidal line currents are also observed. The voltage across the Z-source capacitors (V C 1 , V C 2 = V C ) is clearly maintained at almost 120 V since no boosting is commanded. Similarly, the dc-link voltage seen by the NPC circuitry, V i is maintained at around 120 V.
Next, the modulation index M was maintained at 0.825 but boosting was commanded by setting the shoot-through ratio, (16) , this yields a boost factor of 1/0.65 (=1.53), and hence, the expected peak fundamental line-to-line voltage is 98×1.53 (=149 V). Fig. 7 shows the corresponding boosted inverter waveforms. The spectrum of the line-to-line voltage shows a peak fundamental value of 140 V compared to an expected value of 149 V. Also, the dc-link voltage has been boosted to 170 V, compared to an expected value of 184 V according to (13) . It is also noted that the line currents are not distorted even when shoot-through states are intentionally inserted into the appropriate phase legs because of the presence of the Z-source network. The voltage across the Z-source capacitors is boosted to 145 V compared to an expected value of 152 V [see (12) ]. In addition, the dc-link voltage seen by the NPC circuitry assumes two distinct levels of almost 170 and 85 V, respectively. From the simulation results, it is noted that there are slight errors between the expected and actual values. These errors are due to the fact that the voltage drop across the diodes D1, D2 and the inductors L 1 , L 2 was neglected in the derivation of all the equations.
The simulation results show that the REC Z-source NPC inverter, with the proposed SVM algorithm, is able to boost the output line-to-line voltage to a value higher than the available dc supply voltage with sinusoidal output currents.
To show the improved harmonic performance of the ULST strategy over the FST strategy, simulations using the FST strategy were also carried out with the same parameters as those of the ULST strategy (except that T FST /T = 0.175 = 0.35/2) and the results shown in Fig. 8 . Table V performances of the ULST strategy, nonminimal loss FST, and the minimal loss FST strategies.
Also, to show that the UST and LST states do not introduce any significant harmonic distortion to the output line-to-line voltage, the same dc-link voltage was used for the nonboost mode (i.e., 2E = 120 V, T ULST /T = 0) and the boost mode (2E = 120/1.53 V, T ULST /T = 0.35) and their harmonic performances compared as shown in Fig. 9 .
Finally, the simulation results of the carrier-based PWM described in [36] using the same parameters as those of the proposed SVM strategy are shown in Figs. 10 and 11 , and the total harmonic distortion (THD) of the output line-to-line voltage is compared to that of the proposed SVM strategy in Table VI .
From Table VI , it can be concluded that the harmonic performance of the proposed SVM strategy is comparable to the carrier-based PWM with zero-sequence voltage injection strategy described in [36] and hence is a competitive alternative for modulating the Z-source NPC inverter.
B. Experimental Verification
The simulation results presented in Section V-A have been validated experimentally. A balanced RL load consisting of 57.6-Ω resistive bank and 35.5-mH inductive bank was used. First, the modulation index M and shoot-through ratio T ULST /T were set to 0.9 and 0, respectively, for the nonboost case. The waveforms from the prototype are shown in Fig. 12 , from which it is noted that the inverter dc-link voltage is not boosted but maintained at 120 V by the dc source. The spectrum of the output line-to-line voltage shows a fundamental component of peak value 101 V compared to the expected value of 108 V. The voltage across the Z-source capacitors (V C 1 , V C 2 = V C ) is also maintained at 120 V. Good-quality sinusoidal output currents were also obtained.
Next, with M maintained at 0.9 and T ULST /T increased to 0.2 (B = 1.25), Fig. 13 shows the corresponding boosted waveforms. Here, it is noted that the output line-to-line voltage has been boosted to about 145 V compared to an expected value of 150 V. The spectrum of the output line-to-line voltage also gives a fundamental value of 123 V compared to an expected value of (1.25 × 108 = 135 V). The line currents are also observed to have been boosted. Also, the Z-source capacitor voltage was boosted to about 132 V compared to an expected value of 135 V. The effective dc-link voltage seen by the NPC circuitry was also observed to have assumed two distinct voltage levels of about 72 and 145 V, respectively. The difference between the experimental and expected values can be attributed to the fact that the converter semiconductors and passive components were considered to be ideal in the derivation of the previous equations.
VI. CONCLUSION
In this paper, a modified SVM for an REC Z-source NPC inverter is presented. Using carefully inserted UST and LST states to the traditional NPC inverter state sequence, the REC Z-Source NPC inverter functions with the correct volt-second average and voltage boosting capability regardless of the angular position of the reference vector. The insertion of the shootthrough states was such that the number of device commutations was kept at a minimum of six per sampling period, similar to that needed by a traditional NPC inverter. The presented concepts have been verified in simulations and validated experimentally using a three-phase REC Z-source NPC inverter prototype.
